Computing with Memory

Results: 472



#Item
61Software engineering / Lock / Thread / Spinlock / Semaphore / POSIX Threads / Memory barrier / Critical section / Circular buffer / Concurrency control / Computing / Computer programming

Review: Thread package API Program A • tid thread create (void (*fn) (void *), void *arg); - Create a new thread that calls fn with arg

Add to Reading List

Source URL: www.scs.stanford.edu

Language: English - Date: 2010-01-12 17:15:16
62Computer architecture / Page table / Page / Memory-mapped file / Paging / Pointer / Virtual address space / Segmentation fault / Translation lookaside buffer / Virtual memory / Computing / Computer hardware

64-bit address spaces • Straight hierarchical page tables not efficient • Solution 1: Guarded page tables [Liedtke] - Omit intermediary tables with only one entry - Add predicate in high level tables, stating the onl

Add to Reading List

Source URL: www.scs.stanford.edu

Language: English - Date: 2006-10-24 13:43:04
63Cloud infrastructure / Computer networks / Supercomputers / Hadoop / Apache Hadoop / Remote direct memory access / InfiniBand / HBase / IWARP / Computing / Concurrent computing / Cloud computing

Accelerating Big Data Processing with Hadoop, Spark and Memcached Talk at HPC Advisory Council Stanford Conference (Feb ‘15) by Dhabaleswar K. (DK) Panda The Ohio State University

Add to Reading List

Source URL: hpcadvisorycouncil.com

Language: English - Date: 2015-02-03 12:38:02
64Computer architecture / Computer hardware / Transaction processing / Central processing unit / Linearizability / CPU cache / Parallel computing / Thread / Consistency model / Computing / Computer memory / Concurrency control

Review: Thread package API • tid thread create (void (*fn) (void *), void *arg); - Create a new thread that calls fn with arg • void thread exit (); • void thread join (tid thread);

Add to Reading List

Source URL: www.scs.stanford.edu

Language: English - Date: 2010-01-12 17:15:16
65

DM818 - Parallel Computing, Weekly Notes, Week 39  In week 38 we covered \Shared Memory Programming: Threads and OpenMP" and started with \Distributed Memory Machines and Programming" including MPI (Chapters 6 and 7 in

Add to Reading List

Source URL: www.imada.sdu.dk

Language: English - Date: 2009-09-21 10:20:32
    66

    DM818 - Parallel Computing, Weekly Notes, Week 40  In week 39 we covered \Distributed Memory Machines and Programming" including MPI and started with \Simulation". The slides were updated in the Blackboard System.

    Add to Reading List

    Source URL: www.imada.sdu.dk

    Language: English - Date: 2009-09-21 12:21:43
      67Computing / Emerging technologies / Resistive random-access memory / Computer data storage / Flash memory / Solid-state drive / Random-access memory / Cell / Computer memory / Computer hardware / Non-volatile memory

      COMPANY FACT SHEET A New Era of Storage Innovation for a Content Rich World The future of electronics innovation depends on storage innovation. But traditional flash memory is running out of steam, with resistive RAM (R

      Add to Reading List

      Source URL: www.crossbar-inc.com

      Language: English - Date: 2015-06-12 04:17:15
      68Venture capital / Technology / Flash memory / Computer hardware / Computing / Hewlett-Packard

      Composite image of businessman posing with hands up and giant bu

      Add to Reading List

      Source URL: www.nvmdurance.com

      Language: English - Date: 2015-02-04 13:02:59
      69Computer programming / Immutable object / Lock / Monitor / Constant / Thread / Double-checked locking / Non-blocking algorithm / Volatile variable / Software engineering / Computing / Concurrency control

      The biggest two problems in multi-threaded programming are races and deadlocks. Races reached new levels with the introduction of relaxed memory processors. It turns out that races can be eliminated without sacrificing m

      Add to Reading List

      Source URL: nwcpp.org

      Language: English
      70Assembly languages / Central processing unit / X86 architecture / Addressing mode / Memory address / X86 / Pointer / Processor register / Protected mode / Computer architecture / Computing / Instruction set architectures

      Architectural Issues < PAGE >1Chapter XX: Architectural Issues $Revision: 2.3 $ $Date: :30:36 $ Linkers and loaders, along with compilers and assemblers, are exquisitely sensitive to the architectural deta

      Add to Reading List

      Source URL: www.iecc.com

      Language: English - Date: 1999-06-14 23:31:34
      UPDATE